Infineon /XMC4800 /ECAT0 /DC_LATCH0_TIME_NEG[1]

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DC_LATCH0_TIME_NEG[1]

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DC_LATCH0_TIME_NEG

Description

Register captures System time at the negative edge of the Latch0 signal

Fields

DC_LATCH0_TIME_NEG

Captures System time at the negative edge of the Latch0 signal

Links

()